FORM PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No.	Serial No.
(Nev. 2-32)	ratent and trademark Office	02-957	10/603,388
INFORMATION DISCI STATEMENT BY APP Use several sheets if n	PLICANT		
(0)		Applicant:	
007 2 7 2003		Rajamohana Hegde et	al.
THE TRADELINE OF		Filing Date:	Group:
		June 24, 2003	2631

U.S. PATENT APPLICATION DOCUMENTS

Examiner Initial		Document Number	Filing Date	Name	Class	Subclass	Publication Date if Appropriate
DAT	1.	2001/0035994	02/28/2001	Agazzi et al.			11/01/2001
JAT	2.	2001/0035997	01/17/2001	Agazzi			11/01/2001
PAT	3.	2002/0012152	07/23/2001	Agazzi et al.			01/31/2002
JAT	4.	2002/0080898	03/01/2002	Agazzi et al.			06/27/2002
PAT	5.	2002/0060827	11/20/2001	Agazzi			05/23/2002

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclas s	Filing Date if Appropriat

FOREIGN PATENT DOCUMENTS

Examin r Initial						1	slation
	Document Number	Date	Country	Class	Subclass	Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

JAK	6.	Lee, Edward A., Messerschmitt David G., Digit	tal Communication-Second Edition, pp. 406-409.
EXAMINER		Leweller	DATE CONSIDERED 3/2/2006

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

FORM PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No.	Serial No.
(Nev. 2-32)	ratent and Trademark Office	02-957	10/603,388
INFORMATION DISCL STATEMENT BY APP (Use several sheets if no	LICANT		
/			
1 27/11/20 1	2	Rajamohana Hegde et	al.
OUT 2 TRADPAINTE		Filing Date:	Group:
BIHADE		June 24, 2003	2631

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclas s	Filing Date if Appropriate

FOREIGN PATENT DOCUMENTS

Examiner Initial						Trans	slation
	Document Number	Date	Country	Class	Subclass	Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

DAT	7.	Sieben, Mike, Conradi, Jan, Dodds, David E., Optical Single Sideband Transmission at 10 Gb/s Using Only Electrical Dispersion Compensation, Journal of Lightwave Technology, Vol. 17 No. 10, pp. 1742-1749, October 1999.					
JAY	8.	Haykin, Simon S., Adaptive Filter Theory, pp. 8-10, 1986.					
JAT	9.	n, Kyoung, Powers, Edward J., A Digital Method of Modeling Quadratically Nonlinear Systems with a General ndom Input, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 36, no. 11, pp 1758-1769, vember 1988.					
JAT	10.	Shanbhag, Naresh R., Algorithms Transformation Techniques for Low-Power Wireless VLSI Systems Design, pp. 1-36.					
JAT	11.	Fettweis, Gerhard, Meyr Heinrich, High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture, IEEE Communications Magazine, pp. 46-55, May 1991.					
JAT	12.	Parhi K. Keshab, Pipelining and Parallel Processing, pp. 1999. pp. 63-64 \$ 70-73					
DAT	13.	Haunstein, Sticht K., Design of Near Optimum Electrical Equalizers for Optical Transmissions In the Presence of PMD.					
DAT	14.	Bulow, Henning, Thielecke, Tunther, Electronic PMD Mitigation-From Linear Equalization to Maximum-Likelihood Detection.					
EXAMINER		Jumbus DATE CONSIDERED 3/2/2006					

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

MCDONNELL BOEHNEN HULBERT & BERGHOFF 300 SOUTH WACKER DRIVE CHICAGO, ILLINOIS 60608 TELEPHONE (312) 913-0001

FORM PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No.	Serial No.
(Nov. 2-32)	ratent and frademark Office	02-957	10/603,388
INFORMATION DISCL STATEMENT BY APP (Use several sheets if no	LICANT		
IPE		Applicant:	
/o` · · · · · · · · · · · · · · · · · · ·		Rajamohana Hegde et	al.
017 27 2010 -1		Filing Date:	Group:
3 minority C		June 24, 2003	2631

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclas s	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS

Examin r Initial	Document Number	Date	Country	Class	Subclass	Trans Yes	slation No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

JAT	15.	Boo, Montse, Arguello, Francisco, Bruguera, Javier D., Doallo Ramon, <i>High-Performance VLSI Architecture for the Viterbi Algorithm</i> , IEEE Transactions on Communcations, Vol. 45, No. 2, pp. 168-176, February 1997.					
JAT	16.	Fettweis, Gerhard, Meyer, Heinrich, Parallel Viterbi Algorithm Implementation: Breaking the ACS-Bottleneck, IEEE Transactions on Communications, Vol. 37, No. 8, pp. 785-790, August 1989.					
SAT	17.	Tzou, Kou-Hu, Dunham, James G., Sliding Block Decoding of Convolutional Codes, IEEE Transactions on Communications, Vol. Com-29, No. 9, pp. 1401-1403, September 1981.					
JAT	18.	Robertson, Patrick, Hoeher, Peter, Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding, ETT Vol. 8, pp. 119-125, March-April 1997.					
TAG	19.	ack, Peter J., Meng, Teresa H., A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder, IEEE Journal of Solid-State rouits, Vol. 27, No. 12, pp. 1877-1885, December 1992.					
DAT	20.	lack, Peter J., Meng, Teresa H., A 1-Gb/s, Four-State, Sliding Block Viterbi Decoder, IEEE Journal of Solid-State ircuits, Vol. 32, No. 6, pp. 797-805, June 1997.					
JAT	21.	Fettweis, Gerhard, Meyr, Heinrich, High-Rate Viterbi Processor: A Systolic Array Solution, IEEE Journal on Selected Areas in Communications, Vol. 8, No. 8, pp. 1520-1534, October 1990.					
TAG	22.	A. K. Yeung and J. M. Rabaey, A 210Mb/s Radix-4 Bit-level Pipelined Viterbi Decoder, ISSCC, 1995. Pp 89-87					
EXAMINER		June DATE CONSIDERED 3/2/2006					

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

MCDONNELL BOEKNEN KULBERT & BERGHOFF 300 SOUTH WACKER DRIVE CHICAGO, ILLINOIS 80808 TELEPHONE (312) 813-0001

FORM PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. 02-957	Serial No. 10/603,388	
INFORMATION STATEMENT E Use several she				
OT 27 mm CS	,,	Applicant: Rajamohana Hegde et al.		
THE THEOREM ST.		Filing Date: June 24, 2003	Group: 2631	

U.S. PATENT DOCUMENTS

Examin r Initial	Document Number	Date	Name	Class	Subclas s	Filing Date if Appropriate

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Trans Yes	slation No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

JAT	23.	Fettweis, Gerhard, Karabed, Razmik, Siegel, Paul H., Thapar, Hemant K., Reduced-complexity Viterbi detector architectures for partial response signaling, IEEE Global Telecommunications Conference, Singapore, Technical Program Conference Record, vol. 1, pp. 559-563, November 1995.					
JAT	24.	T.Conway, Implementation of High Speed Viterbi Detectors, Electronics Letters, 35(24):2089-2090, November 25 1999.					
JAT	25.	B. Shung, P. H. Siegel, G. Ungerboeck and H. K. Thapar, <i>VLSI architectures for metric normalization in the Viterbi</i>					
JAT	26.	Hekstra, Andries P., An Alternative to Metric Rescaling in Viterbi Decoders, IEEE Transactions On Communications, Vol. 37, No. 11, pp 1220-12/2, November 1989.					
EXAMINER		June Date Considered 3/2/2006					

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Form P	TO-144	9 (modified)			Atty. Docket N 2-957	io.		Serial 10/603	
		d Publications for AL INFORMATION STATEMENT		A	Applicant Rajamohana H	egde, e	t al.	110/00	,,500
nu G	· (Use s	everal sheets if necessa	ary)		iling Date: une 24, 2003			Group 2631) ;
	S. Patent <i>No</i>	Documents ne	Foreig		ent Document	s		_	other Art ee Page 1
ABU									
			U.S. Pa	tent	Docume	ents			
Exam. Init.	Ref. Des.	Document Number	Date		Name	Clas	ss	Sub Class	Filing Date of App.
	A1 A2								
	1	<u> </u>	Foreign P	ate	nt Docur	nent	s		
Exam. Init:	Ref. Des.	Document Number	Date		Country	Clas		Sub Class	Translation Yes/No
	B1								
	B2								
(Other A	Art (Includii	ng Autho	r, T	itle, Date	Per	tine	ent Pag	ges, Etc.)
Exam. Init.	Ref. Des.				Citatio	n			
TAT	Cl	1	, - First ES.	A W		•	_	•	Viterbi Decoder try and Command
AT	C2		', Proceeding	igs o	f the 38 th I				Hz in an ASIC Conference, Las
TH	C3		nannels Usir						; "Equalization of GLOBECOM'98,
AT	C4		Multimedia	•		_			r-Power and High- the IEEE, Volume
1AT	C5	Kang, Inyup a	nd Willson,						ecoder for CDMA olume 33, No. 3,
		1		,			•		
EXAMI	NER:	/ ful	ulfur	<u></u>	DATE CO	NSIDE	RED	:	12/2006

EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

Form	PTO-1449 (modified)		Atty. Docket No.	Serial No.
'1			02-957	10/603,388
List of	Patents and Publications for .	Applicant's	Applicant	
OIFESURI	Patents and Publications for A PLEMENTAL INFORMATION S STATEMENT	DISCLOSURE	Rajamohana Hegde, e	et al.
MOA 5 7 5003	(Use several sheets if necessar	у)	Filing Date: June 24, 2003	Group: 2631
B. B.	J.S. Patent Documents	Foreign P	atent Documents	Other Art
RADIBARTICAN	None		None	See Page 1 and 2

Exam. Init.	Ref. Des.	Citation
JAT	C6	Furuya, Yukitsuna; Akashi, Fumio and Murakami, Shuji, "A Practical Approach Towerad Maximum Likelihood Sequence Estimation for Band-Limited Nonlinear Channels", IEEE Transactions on Communications, Volume Com-31, No. 2, February, 1983.
JAT	C7	Summerfield, S., "Analysis of Convolutional Encoders and Synthesis of Rate-2/n Viterbi Decoders", IEEE Transaction on Information Theory, Volume 42, Number 4, Page 1280, July 1996.
JAT	C8	Choi, Young-bae, "A VLSI Architecture for High Speed and Variable Code Rate Viterbi Decoder" ICSPAT, Proceedings, Pages 1918-22, 2000.
JAT	C9	Reeve, J.S., "A Parallel Viterbi Decoding Algorithm", July 21, 2000.
JAT	C10	Gross, Warren J.; Gaudet, Vincent C. and Gulak, P. Glenn, "Difference Metric Soft-Output Detection: Architecture and Implementation", IEEE Transactions on Circuits and Systems II (Analog and Digital Signal Processing), Volume 48, No. 10, Pages 904-911, October 2001.
IAT	C11	Ranpara, Samirkumar, "A Low-Power Viterbi Decoder Design for Wireless Communications Applications", Int. ASIC Conference, September 1999.
AJ	C12	Boo, M.; Arguello, F.; Bruguera, J.D.; and Zapata, E.L., "High-Speed Viterbi Decoder: An Efficient Scheduling Method to Exploit the Pipelining", IEEE Int'l. August 19-21, 1996.
+	C13	Chinnery, David, Nikolic, Borivoje and Keutzer, Kurt, "Achieving 550 MHz in an ASIC Methodology", Presentation, Proceedings of the 38 th Design Automation Conference, Las Vegas, NV, pp. 420-425, June 2001.
		Per Per Print Pp. 1-34 Power Point